This paper comprehensively reviews ten different delay element architectures for use in CMOS VLSI design. They can be categorized into three separate families: transmission gate based, cascaded inverter based. and voltage-controlled based. Six of these delay elements are already in use and we propose four new ones. We compare these delay elements, both analytically and using simulations, in terms of four important parameters: delay, signal integrity, power consumption. and area, and find that they have widely varying characteristics. The results.presented in this paper, expressed as parameter ranges, will enable a designer to select the most appropriate delay element that meets delay, signal integrity, power consumption, and area specifications.
INTRODUCTION
A delay element is a circuit that produces an output waveform similar to its input waveform, only delayed by a certain amount of time. In this paper, we consider six delay elements that are currently in use and propose four new ones and compare all of them in terms of four relevant parameters: delay, signal integrity. power consumption, and area. These delay elements can be categorized into three families: transmission gate based ( (h), (i), U)). Based on these architectures, we propose four new delay elements, two of which are based on the voltage-controlled principle, and two that utilize a Schmitt trigger in the output stage. These new architectures are compared with the other previously proposed delay elements. Each delay element has its own advantages and disadvantages. Comparison results presented in this paper should prove useful to designers in selecting the best delay element for their application. In the following sections, we describe the functionality of the various delay elements, analyze their four parameters, and present simulation results.
TRANSMISSION GATE BASED

Transmission Gate
A transmission gate is a bidirectional switch consisting of a parallel connection of an NMOS and a PMOS transistor that are controlled by complementaq control signals as shown in Fig. ] Here VT,, and V T~ denote NMOS and PMOS transistor threshold voltages, respectively, and k, and k, denote gain factors (K ratio of width and length of the channel between source and drain (F)) of the two transistors. For a given fan-out, delay may be increased compared to that of a minimum-size transmission gate by increasing L of the transistors, which linearly increases Req. There is very little power consumption in a transmission gate since it is not driven by any of the supply rails. Most of the power consumed is that for charging and discharging the output load capacitance from the input. Since the transmission gate is not driven by any of the supply rails, the output load capacitance is charged or discharged by the input. This causes its signal integrity to be not very good. Since V out ( t ) = (1 -e-*lReqcL)VD~, signal integrity, which is the time for the output to transition between 10% and 90% of VDD, is given by: t,lf = In(S)R,,C'. The transmission gate requires relatively less area with just two transistors, although it does require two complementary control signals.
Transmission Gate Cascaded With Schmitt Trigger
One of the disadvantages of using a transmission gate as a delay element is that the signal integrity of its output waveform is poor. We can overcome this deficiency by placing a Schmitt trigger at the output of the transmission gate. A Schmitt trigger (Fig. l(b) ) is a circuit that generates a fast, clean output signal from a noisy or slowly varying input signal. This is not only useful for noise suppression, but also the steep output minimizes power consumption due to direct-path currents. If the output of the Schmitt trigger is initially low, then the output will go high only when the rising input signal reaches VM+. Similarly, if the output is high, then it will go low only when the falling input signal reaches VM-. The delay of this element can be changed in two ways. The first is by altering the ratio of the transistors of the transmission gate. Decreasing the ratio will increase the gate's delay. The second is by changing the switching thresholds of the Schmitt trigger. If we raise the switching threshold that is active during a rising input transition, VM+, the rise delay will increase. Lowering the switching threshold VM-that is active during a falling input transition will have the same effect on the fall delay. Due to the use of positive feedback, the signal integrity of this delay element is very good. A particularly desirable characteristic is that the signal integrity remains virtually unchanged as the delay value increases. The power consumed by a transmission where t , L x and t , x L denote propagation delays for low to high and high to low output transitions, respectively. The above expression is valid when the input signal makes an abNpt transition from VDD to Vss or vice versa. The effect of a nonzero input rise timet, > tpHL on propagation delay t P x L is captured by the following equation [21:
A similar expression is valid for tpLH. An approximate expression for signal integrity is computed using the average (dis)charging current expression in Eq. 2 and finding out the time to charge from
or vice versa, as follows:
The signal integrity depends upon the same factors that the propagation delay depends upon. Since the PMOS and NMOS transistors are never on simultaneously in steady-state operation, the static power consumption in an inverter occurs only due to leakage currents and is generally small: PSt.,,
Most of the power is consumed during switching. This dynamic power consists of two components.
The major component is due to charging and discharging of the load capacitance. During a low-to-high transition. a certain amount of power is consumed, half of which is dissipated in the PMOS transistor and the other half stored on the load capacitance. During a high-to-low transition, the stored energy in the load capacitance is discharged and dissipated in the NMOS transistor. If an inverter switches on and off f times per second, this capacitive power is given by [Z]: PCap = C L V 2 , f . Hence this power depends quadratically upon VDD and linearly upon CL and f. The second component of dynamic power arises due to nonzero rise and fall times of the input signal, which results in both NMOS and PMOS transistors being on (a short circuit) briefly. Let the peak current flow durine this period be I n e a k , then the short-circuit power consumv--. This means that short-circuit power consumption depends linearly upon the input signal integrity with equal input rise and fall times, the short-circuit dissipation is less than 20% ofthe dynamic power dissipation [*I, ~h~ total power is therefore given by [Z] :
gate was discussed in the previous section. Since the structure of and the supply voltage. 1, has heen shown that in a chain of inverters a Schmitt trigger is very similar to that of a cascaded i~verter, the power consumption analysis is similar. This delay element requires eight transistors. (6) mint that delays the input signal by an amount equal toihe combined propagation delays of the two inverters (see Fig. l(c) ). The propagation delay of an inverter depends upon the time taken to (dis)charge the load capacitance. An exact computation of this delay is nontrivial because of the nonlinear dependence of the (dislcharging current on the output voltage. An approximate expression is derived by using an average value of this current equal to the saturation current of the PMOS (NMOS) transistor given by 121:
The above holds since V D D >> IVT~I, V T , . Based on this I., value, the propagation delay is as follows [Z]:
Of this, the power consumed during capacitive charging (Pcop) is the dominant one, followed by Pa=, and then Pstot. A generalized cascaded inverter requires 4m transistors.
rn-Transistor Cascaded Inverters
This delay element is a modified version of the simple cascaded inverter configuration. It has m series-connected NMOS transistors and m series-connected PMOS transistors in its pull-down and pullup networks, respectively. The gates to all of these transistors are connected to the input. Increasing the fan-in (m) not only increases the effective (dis)charging resistance, but also increases the gate and diffusion capacitances. which contribute to more capacitance at the input and output. respectively. Therefore, the propagation delay (proportional to R and C) depends quadratically on fan-in or m [Z] .
Further, it increases the delay of the fan-in gate by presenting i t a larger load capacitance. Consequently, more delay per unit area may II-474 be obtained by using a generalized inverter with m series-connected transistors than by using a chain of m simple inverters. The increased fan-in (m) has a similar effect on the signal integrity as it does on the delay. That is, the increased effective (dis)charging resistance and increased gate and diffusion capacitances lead to a larger signal integrity value. The increases are roughly the same for both the rise (low-to-high) and fall (high-to-low) times. This delay element consumes slightly more power than the cascaded inverter element. Since there are more transistors in the pull-up and pull-down networks, more energy will he dissipated in these additional devices.
An m-transistor cascaded inverter requires 4m transistors.
Current Starved Cascaded Inverters
A larger fan-in and a clever configuration of control transistors is utilized in the delay element proposed in [I] . The basic architecture is similar to the cascaded inverters. However, two additional PMOS and NMOS devices are added to extend the delay value. The gate voltage V, is applied lo the additional NMOS devices, and they control the maximum current available lo the inverter. The gates of the additional PMOS devices are connected to the source of the first additional NMOS device. The delay that can he achieved with this delay element is considerably greater than that achieved with the cascaded inverter or m-transistor cascaded inverter configurations. This is primarily because of its control transistors that limit the amount of current that can (dis)charge the load capacitor CL. The extended (dis)charging time is what gives this element an impressive value of delay. One of the drawbacks of this circuit is that its signal integrity value is very poor, due to the same property that makes its delay very good: the current-limiting capability of its control transistors. An extended (dislcharging time on the load capacitor means that the output signal slopes will be much less steep. Due to their similar architectures, the current starved cascaded inverter has a similar rate of power consumption as the cascaded inverter. The extra fan-in of the current-limiting transistors will increase this parameter slightly. A current starved cascaded inverter requires eight transistors.
Staged Cascaded Inverters
This delay element consists of an arrangement of three inverters, in two stages. The first stage consists of two inverters. where each inverter output controls a transistor on the second stage's inverter. The key intuition in this design is that the two large transistors in the output stage are never on at the same time, thus eliminating short circuit power dissipation. The delay is obtained by dimensioning the resistances of the two inverters in the first stage. The transition that controls the output edge is always produced by the transistor in series with the resistance and it can be slowed down using large values of R I and R2. The penalty is in less sharp output edges (although the gain of the output inverter mitigates this effect), and, when both output transistors are off, the input line is susceptible to cross-talk. Both of these effects are greatly reduced by adding another output stage (i.e., two inverters). The power consumption analysis for this delay element is very similar to one for the cascaded inverters. However, this delay element architecture virtually eliminates the component due to short circuit power consumption. Therefore, it only consumes static and capacitive power consumption. A generalized staged cascaded inverter requires 6m transistors.
4. VOLTAGE-CONTROLLED BASED 4.1. n-Voltage Controlled An n-voltage-controlled delay element, proposed in [3] , is shown in Fig. I(g) . It consists of a cascaded inverter pair with an additional series-connected NMOS transistor in the pull-down of each inverter controlled by a global control voltage V,,, varying which changes the delay of this delay element. Note that this delay element may he generalized in a manner similar lo the m-transistor cascaded inverter case (Sec. 3.2) by having m-series connected NMOS and PMOS transistors per inverter in addition to the controlled NMOS transistor. There are three ways to change the delay of this element. First is by changing the sizes of the transistors and the second by changing the fan-in m-similar to the cascaded inverter case (Sec. 3.2). The third way is to change the control voltage V,. Note that during any transition of the input V,,, one of the two inverters of the delay element will be discharging through a controlled transistor, and the other charging normally through a PMOS transistor. Therefore, the overall delay is the sum of the normal inverter delay (see Eq. 3) and a controlled inverter delay. The latter delay is inversely proportional to the discharging drain current ID through the control transistor. Approximating the average discharging current by the saturation current of the controlled NMOS transistor This shows that t , is inversely proportional to V,. In 131, the value of the delay assumed is that corresponding to V, = 3.5V, and then V,, is varied after fabrication to fine tune the delay. A delay variation of up lo 30% was obtained by changing V., in I .2 p m CMOS technology in [3] . The signal integrity is computed in a manner similar to that for the cascaded inverter case. The only difference is that the rise time is similar to the cascaded inverter. but the fall time depends upon V,. Therefore:
The signal integrity depends upon the same factors that the propagation delay depends upon. It will be worse than that for the cascaded inverter case because of the additional resistance and diffusion capacitance of the controlled transistors. The power consumption is computed similar to the cascaded inverter case. It will he slightly more because of the additional diffusion capacitance of the controlled transistors that contributes to the total load capacitance. A generalized voltage-controlled delay element requires 4m + 2 transistors, two more transistors compared to cascaded inverters. The propagation delay becomes:
p-Voltage Controlled
Hence, tp is proportional to Vpl. The signal integrity analysis is very similar to the cascaded inverter delay element. In the p-voltage controlled element. the rise time depends on the value of V,, and the fall time is similar to that of a regular inverter.
The power consumption is computed similar to the cascaded inverter case. It will be slightly more because of the additional diffusion capacitance of the controlled transistors that contributes to the total load capacitance. Similar to the n-voltage controlled delay element, this one requires 4m + 2 transistors.
np-Voltage Controlled
This delay element is a combination of the n-voltage controlled and p-voltage controlled configurations. It employs control transistors in both the pull-up and pull-down networks. The delay for this element can be altered by using the methods outlined in the n-voltage controlled and p-voltage controlled sections. One advantage is that the delay can be altered by changing V, or V,. The delay analysis is similar to both n-voltage controlled and p-voltage controlled elements. The only difference is that all (dis)charging takes place through a controlled transistor. The propagation delay of this element is:
Note that in this case, tp is proportional to both Vpa and Vna. The presence of control transistors in both pull-up and pull-down networks influence the rise and fall components of the signal integrity.
That is, the rise time depends on V, and the fall time depends on Vn.
The power consumption is computed similar to the cascaded inverter case. It will be slightly more because of the additional diffusion capacitance of the controlled transistors that contributes to the total load capacitance, This delay element requires 4m + 4 transistors.
np-Voltage Controlled Cascaded with Schmitt Trigger
The poor signal integrity characteristic of the np-voltage controlled delay element can be improved with the addition of a Schmitt trigger to its output. As described in Sec. 2.2, a Schmitt trigger can produce a fast, clean signal from a noisy, slowly varying input. A special advantage of this delay element is that its delay can be changed in four ways, The first way involves altering the ratios of the transistors in the np-voltage controlled gate. Another way is to change the gate voltages applied to the control transistors in the pull-up and pull-down networks. Also, the fan-in m of the gate can be increased, producing a greater delay. The final way is to change the switching thresholds of the Schmitt trigger, and this method is discussed in more detail in Sec. 2.2. This delay element produces the best signal integrity characteristic out of all the delay elements proposed in this chapter. As the delay is altered by changing the f ratios of the np-voltage controlled gate, the signal integrity remains virtually unchanged. The main drawback of this circuit is that it consumes a great deal of power. much more than the other delay elements. The power analysis is similar to that of a cascaded inverter. The addition of a Schmitt trigger means that this delay element requires 4m + 10 transistors.
5. COMPARISONS Experiments were performed for these delay elements using the Spectres tool from Cadence in 0.18pm technology. The parameters that were taken into account include the delay, the signal integrity. the power dissipation, and the area. We altered the lengths of the delay elements' appropriate transistors, while keeping their widths at a constant minimum value. Then, we extracted the necessary parameters. We began with L = 0.2pm, and increased the transistor length in steps of 0.2pm to L = 1.2pm. A standard cell inverter was used as the fan-in and fan-out for each delay element. Due to space constraints, we summarize only the main results here. We found that overall, the cascaded inverters and n-voltage controlled elements gave a reasonable amount of delay without large power costs. The np-voltage controlled with Schmitt trigger gave the best delay and signal integrity results, but it consumed the most power. The transmission gate based elements proved to be unreliable.
CONCLUSIONS
Several principles can be identified in the design of delay elements. of the most reliable ways to increase a circuit's delay i s to increase the length L of one or more of its transistors. Another is to create a network of transistors to be placed in series with then or p network and one of the supply lines. This strategy was successfully utilized in the m-transistor cascaded inverters. The use of a series transistor whose gate voltage can be varied to regulate the current has been shown to create delays. Also. adding a Schmitt trigger to the output of an existing delay element can improve its delay and signal integrity. Overall, the cascaded inverters and n-voltage controlled elements gave a reasonable amount of delay without large power costs. The np-voltage controlled with Schmitt trigger gave the best delay and signal integrity results. but it consumed the most power. The transmission gate based elements proved to be unreliable.
